MSIC TPG generates multiple single input change (MSIC) 
detecting patterns using gate-based blocking logics [16] , which, however, add significant delay in the signal Propagation path from the scan flip-flop to logic. Several low-power approaches have also been proposed for scan-based BIST. The architecture in [17] modifies scan-path structures, and lets the CUT inputs remain unchanged during a shift operation. Using multiple scan chains with many scan enable (SE) inputs to activate one scan chain at a time, the TPG proposed in [18] can reduce average power consumption during scan-based tests and the peak power in the CUT. In [19] , a pseudorandom BIST scheme was proposed to reduce switching activities in scan chains. Other approaches include LT-LFSR [20] , a low-transition random TPG [21] , and the weighted LFSR [22] . The TPG in [20] can reduce the transitions in the scan inputs by assigning the same 1063-8210/$31.00 © 2012 IEEE LIANG et al. : TEST PATTERNS OF MULTIPLE SIC VECTORS 615 value to most neighboring bits in the scan chain. In [21] , power reduction is achieved by increasing the correlation between consecutive test patterns. The weighted LFSR in [22] decreases energy consumption and increases fault coverage by adding weights to tune the pseudorandom vectors for various probabilities.
B. Contribution and Paper Organization
This paper presents the theory and application of a class of minimum transition sequences. The proposed method generates SIC sequences, and converts them to low transition sequences for each scan chain. This can decrease the switching activity in scan cells during scan-in shifting. The advantages of the proposed sequence can be summarized as follows. 1) Minimum transitions: In the proposed pattern, each generated vector applied to each scan chain is an SIC Vector, which can minimize the input transition and reduce test power. 2) Uniqueness of patterns: The proposed sequence does not contain any repeated patterns, and the number of distinct patterns in a sequence can meet the requirement of the target fault coverage for the CUT.
3) Uniform distribution of patterns: The conventional algorithms of modifying the test vectors generated by the LFSR use extra hardware to get more correlated test vectors with a low number of transitions. However, they may reduce the randomness in the patterns, which may result in lower fault coverage and higher test time [23] . It is proved in this paper that our multiple SIC (MSIC) sequence is nearly uniformly distributed. 4) Low hardware overhead consumed by extra TPGs: The linear relations are selected with consecutive vectors or within a pattern, which has the benefit of generating a sequence with a sequential decompressor. Hence, the Proposed TPG can be easily implemented by hardware. The rest of this paper is organized as follows. In Section II, the proposed MSIC-TPG scheme is presented. In Section III, the properties of the MSIC sequences are analyzed. In Section IV,the implementation of MSIC TPG in BIST Architecture is shown. In Section V,the performance analysis is presented. Conclusions are given in Section VI.
II. PROPOSED MSIC-TPG SCHEME
This section develops a TPG scheme that can convert an SIC vector to unique low transition vectors for multiple scan chains. First, the SIC vector is decompressed to its multiple code words. Meanwhile, the generated code words will bit-XOR with a same seed vector in turn. Hence, a test pattern with similar test vectors will be applied to all scan chains. The proposed MSIC-TPG consists of an SIC generator, a seed generator, an XOR gate network, and a clock and control block. 
A. Test Pattern Generation Method
Assume there are m primary inputs (PIs) and M scan chains in a full scan design, and each scan chain has l scan cells. Fig. 1(a) shows the symbolic simulation for one generated pattern. The vector generated by an m-bit LFSR with the primitive polynomial can be expressed as S(t) =S0(t)S1(t)S2(t), . . . , Sm−1(t) (hereinafter referred to as the seed), and the vector generated by an l-bit Johnson counter can be expressed as 
B. Reconfigurable Johnson Counter:
According to the different scenarios of scan length, this paper develops two kinds of SIC generators to generate Johnson vectors and Johnson code words, i.e., the reconfigurable Johnson counter and the scalable SIC counter. For a short scan length, we develop a reconfigurable Johnson counter to generate an SIC sequence in time domain. As shown in Fig. 2(a) , it can operate in three modes.
1)
Initialization: When RJ_Mode is set to 1 and Init is set to logic 0, the reconfigurable Johnson counter will be initialized to all zero states by clocking CLK2 more than l times.
2)
Circular shift register mode: When RJ_Mode and Init are set to logic 1, each stage of the Johnson counter will output a Johnson codeword by clocking CLK2 l times.
3)
Normal mode: When RJ_Mode is set to logic 0, the reconfigurable Johnson counter will generate 2l unique SIC vectors by Clocking CLK2 2l times.
C. Scalable SIC Counter
When the maximal scan chain length l is much larger than the scan chain number M, we develop an SIC counter named the "scalable SIC counter." As shown in Fig. 2(b) , it contains a k-bit adder clocked by the rising SE signal, a k-bit subtractor clocked by test clock CLK2, an M-bit shift register clocked by test clock CLK2, and k multiplexers. The value of k is the integer of log2(l − M). The waveforms of the scalable SIC counter are shown in Fig. 2(c) . The k-bit adder is clocked by the falling SE signal, and generates a new count that is the number of 1s (0s) to fill into the shift register. As shown in Fig. 2(b) , it can operate in three modes.
1)
If SE = 0, the count from the adder is stored to the k-bit subtractor. During SE = 1, the contents of the kbit subtractor will be decreased from the stored count to all zeros gradually. 2) If SE = 1 and the contents of the k-bit subtractor are not all zeros, M-Johnson will be kept at logic 1 (0). 3) Otherwise, it will be kept at logic 0 (1). Thus, the needed 1s (0s) will be shifted into the M-bit shift register by Clocking CLK2 l times, and unique Johnson code words will be applied into different scan chains. For example, after full-scan design, ISCAS'89 s13207 has 10 scan chains whose maximum scan length is 64. To implement a scalable SIC counter as shown in Fig. 2(b) , it only needs 6 D-type flip-flops (DFFs) for the adder, 6 DFFs for the subtractor, 10 DFFs for a 10-bit shift register for 10 scan chains, 6 multiplexers, and additional 19 combinational logic gates. The equivalent gates are 204 in total. For a 64-bit Johnson counter, it needs 64 DFFs, which are about 428 equivalent gates. The overhead of a MSIC-TPG can thus be effectively decreased by using the scalable SIC counter. Generally, the gate overhead of a MSIC-TPG can be estimated by the number of DFFs (NDFF) used NDFF = m + M + 2log2l = (m + M) 1 + 2log2lm + M_(1) where m, M, and l are the seed number, scan chain number, and the maximum scan length, respectively. If l is doubled, the number of DFFs is only increased by 2/(m + M) times. If 2i−1 < l < 2i (i is a natural number), the number of DFFs does not vary with the CUTs' sizes.
D. MSIC-TPGs for Test-per-Scan Schemes
The MSIC-TPG for test-per-scan schemes is illustrated in Fig.3 . The stage of the SIC generator is the same as the Maximum scan length, and the width of a seed generator is LIANG et al.: TEST PATTERNS OF MULTIPLE SIC VECTORS 617 Fig. 3 . MSIC-TPGs for test-per-scan schemes. Not smaller than the scan chain number. The inputs of the XOR gates come from the seed generator and the SIC counter, and their outputs are applied to M scan chains, respectively. The outputs of the seed generator and XOR gates are applied to the CUT's PIs, respectively. The test procedure is as follows. 1) The seed circuit generates a new seed by clocking CLK1 one time. 
III. PROPERTIES OF MSIC SEQUENCES

A. Switching Activity Reduction
For test-per-clock schemes, M segments of the CUT's primary inputs are applied with M unique SIC vectors. The mean input transition density of the CUT is close to 1/l. For test-per-scan schemes, the CUT's PIs are kept unchanged during 2l2 shifting-in clock cycles, and the transitions of a Johnson codeword are not greater than 2. Therefore, the mean input transition density of the CUT during scan-in operations is less than 2/l.
B. Uniform Distribution of MSIC Patterns
If test patterns are not uniformly distributed, there might be some inputs that are assigned the same values in most test patterns. Hence, faults that can only be detected by patterns that are not generated may escape, leading to low fault coverage.
C. Relationship between Test Length and Fault Coverage
The test length of conventional LFSR methods is related to the initial test vector. In other words, the number of patterns to hit the target fault coverage depends on the initial vector in conventional LFSR TPGs. For MSIC sequences, the numbers of patterns to hit the target fault coverage with different initial seeds are nearly the same, as shown by curves marked with "Best case, MSIC" and "Worst case, MSIC." Also, the rate of growth of the fault coverage with the MSIC sequence is very close to that with the LFSR in the best case.
IV. IMPLEMENT OF MSIC TPG IN BIST ARCHITECTURE
The MSCI TPG which generates msic vectors i.e., patterns that should be given as input to the CUT as well as the reference circuit. The patterns should be unique and uniformly distributed among them. The circuit which intakes the vectors of TPG it generates the output responses and that responses are equal to the reference circuit output responses. The resultant of both responses gets compared to each other at comparator circuit i.e., TEST RESPONSE ANALYZER (TRA) and delivers the result. Like this, the testing of CUT'S are easily done with the help Of TPG'S.One more factor MISR'S plays a major role in the BIST ARCHITECTURE which stores the output responses of CUT and Reference Circuit. A typical BIST architecture which is shown in fig (4) consists of Test Pattern Generator (TPG) usually implemented as a LFSR, Test Response Analyzer (TRA), Multiple Input Signature Register (MISR), CUT and BIST control unit. SIC technique is a low power approach which greatly decreases the transitions of inputs to reduce the internal switching activities. In SIC the number of bits in sequence will change only one but we need more vectors requires to test CUT, which needs more time for testing. MSIC has multiple chain vectors, each chain will change one bit we need minimum number of vectors requires in the CUT testing, by using this method we can improve the power dissipation, speed, yield and life time. Multipliers are widely used in DSP, DIP applications for convolution for filters, correlation and filter banks for multi-rate signal processing. Let's consider Array Multiplier as CUT in order to test with the MSIC-TPG scheme. An array multiplier a multiplication method in which an array of identical cells generates new partial product and accumulation of it at the same time. We can use pipelines at each level result from the adder can be latched at each level and used as input for next level adder circuit. The delay is logarithmically proportional to the bit size of multiplicand and multiplier if we use the high speed array multiplier circuit. Large number of logic gates required to design an array multiplier is the only disadvantage of array multiplier.
V1. PERFORMANCE ANALYSIS
The performance simulations of MSIC TPG along with CUT testing are carried out with MODELSIM ALTERA 6.5e Simulator. Synthesis has been carried out with XILINK ISE. The test frequency is 14.96 MHz, the power supply voltage is 1.1 V and delay of 66.82ns.The number of multiplier required is 1, registers and flip flops are 104, comparators 1,exor gates 993 and the number of IO's is 13. The CUT 32 bit array multiplier is successfully been tested by MSIC TPG of BIST Architecture. Whereas with LFSR TPG the accurate testing of CUT will not be occur because of high switching activities. 
VI.
FIGURES
VII. CONCLUSION
Analysis results showed that an MSIC sequence had the favorable features of uniform distribution, low input transition density, and low dependency relationship between the test length and the TPG's initial states. Combined with the proposed reconfigurable Johnson counter or scalable SIC counter, the MSIC-TPG can be easily implemented, and flexible to test-per-scan schemes. For a test-per scan scheme, the MSIC-TPG converts an SIC vector to low transition vectors for all scan chains. Experimental results and analysis results demonstrate that the MSIC-TPG is scalable to scan length, and has negligible impact on the test overhead.
